A Practical BIST Circuit for Analog Portion in Deep Sub-Micron CMOS System LSI

Takanori Komuro Naoto Hayasaka Haruo Kobayashi Hiroshi Sakayori

- Research background
- New architecture of analog BIST & LSI tester
- Simulation results of the proposed architecture
- Conclusion

- Research background
- New architecture of analog BIST & LSI tester
- Simulation results of the proposed architecture
- Conclusion

Research Background

- •System LSI testing becomes more difficult
- •due to its analog portion.
- •BIST for Digital : Successful (memory BIST, SCAN)
- •BIST for Analog : Doubtful !
- **BIST**: Built-In-Self-Test

Digital Test : Functionality Easy!
 Analog Test : Functionality & Quality Hard!

Discussion on Analog BIST

- •Contradiction of analog BIST
- Goodness of BIST in DUT should be assumed.
- •Analog BIST must be simple
- Failure rate of BIST << Failure rate of whole DUT
- BIST IP should survive against CMOS scaling




Target Performance


- To measure >1GHz signal with >10bit accuracy
- at low cost, for system LSI testing.
- •Assumption
- LSI tester
- provides repetitive signals to DUT
- generates DC signals
 - with high accuracy at low cost.
- controls every timing of digital portion.

- Research background
- New architecture of analog BIST & LSI tester
- Simulation results of the proposed architecture
- Conclusion

System Level Consideration




Proposed Way



This works as a modified SA ADC.


Conventional SA ADC




- •T/H circuit holds the input signal.
- •Its output is compared with VDAC2.
- T/H circuit: high-speed, high-accuracy
- Input signal: non-repetitive as well as repetitive

Track and Hold Operations

(Hold during conversion) almost = (Sample in same phase)




Proposed SA ADC



•Repetitive input signal Vin is compared with VDAC.


•Its result is held by a latch.





Repetitive signal waveform reconstructionfrom measured points in different phases.

Optional Concept for Proposed BIST




- •As the conversion process goes on,
- VDAC2 approaches the held voltage.
 - [Diff Amp] works as an amplifier.

CMOS T/H Circuit Linearity Consideration

- •>10bit T/H circuit
- \bullet with deep submicron CMOS $^{
 m Vc}$

difficult to design


- Proposed architecture
- DC DAC: Upper 4-5 bit
- CMOS T/H : lower 5-7bit
 - easy to design




- Research background
- New architecture of analog BIST & LSI tester
- Simulation results of the proposed architecture
- Conclusion

Simulation Results: Comparator2

fin=1GHz, fclk=100.123MHz



Simulation Results: Master/Save-type T/H



- Research background
- New architecture of analog BIST & LSI tester
- Simulation results of the proposed architecture
- Conclusion

Conclusion

- New architecture of analog BIST
 - to measure >1GHz signal with >10bit accuracy from system LSI.
 - supported by LSI tester.
 - simple, fast but low-accuracy circuits in DUT.
 - accurate but slow circuits in LSI testers.
 - it can cover fine CMOS.
- This analog BIST is applicable

for our commercial LSI test systems.

Conversion Error caused by Noise Under investigation

- •Assumption: Right answer of AD conversion is "1000"
- •If the conversion result of MSB is "0" by the effect of noise,
- •It is impossible to compensate this miss-conversion

